302946 (v.1) Computer Engineering 205


 

Area:Department of Electrical and Computer Engineering
Credits:12.5
Contact Hours:4.0
Lecture:1 x 2 Hours Weekly
Tutorial:1 x 1 Hours Fortnightly
Laboratory:1 x 3 Hours Fortnightly
Prerequisite(s):12702 (v.2) Computer Engineering 103 or any previous version
Syllabus:Combinational Logic Circuit Design; Sequential Circuit Design; Registers and Counters; Memory and Programmable Logic Devices, Datapaths; Control Unit, Algorithm State Machines; Instruction Set Architecture; Input-Output and Communication; Memory Systems.
 
Text and references listed above are for your information only and current as of September 30, 2003. Please check with the unit coordinator for up-to-date information.
Unit References: Mano MM and Kime CR (2000) Logic and Computer Design Fundamentals, 7th ed, Prentice Hall.
Unit Assessment Breakdown: Assignments 15%. Examination 50%. Laboratory 20%. Mid-Semester Exam 15%. Failing twice in this unit may lead to termination of your course. This is a grade/mark assessment.
YearLocationPeriodInternalArea ExternalCentral External
2004Bentley CampusSemester 1Y  

 

Copyright and Disclaimer
Current as of: February 2, 2004
CRICOS provider code 00301J